View PACDN006SM_4805654.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

6-Channel ESD Protection Array PACDN006
Features
* * * * * * * Six channels of ESD protection +8kV contact, +15kV air ESD protection per per channel (IEC 61000-4-2 standard) +15kV of ESD protection per channel (HBM) Low loading capacitance (3pF typical) Low leakage current is ideal for battery-powered devices Available in miniature 8-pin MSOP and 8-pin SOIC packages RoHS compliant (lead-free) finishing
Product Description
The PACDN006 is a diode array designed to provide six channels of ESD protection for electronic components or subsystems. Each channel consists of a pair of diodes that steer an ESD current pulse to either the positive (VP) or negative (VN) supply. The PACDN006 protects against ESD pulses up to: * +8kV contact discharge, per International Standard IEC 61000-4-2 * +15kV per Human Body Model MIL-STD-883, Method 3015 (based on a 100 pF capacitor discharging through a 1.5K resistor) This device is particularly well-suited for portable electronics (e.g., cellular phones, PDAs, notebook computers) because of its small package footprint, high ESD protection level, and low loading capacitance. It is also suitable for protecting video output lines and I/O ports in computers and peripherals and is ideal for a wide range of consumer electronics products. The PACDN006 is available with RoHS compliant lead-free finishing.
Applications
* * * * * * * Consumer electronic products Cellular phones PDAs Notebook computers Desktop PCs Digital cameras and camcorders VGA (video) port protection for desktop and portable PCs
(c)2010 SCILLC. All rights reserved. May 2010 Rev. 4
Publication Order Number: PACDN006/D
PACDN006
Typical Application Circuit
VCC
Electrical Schematic
Rev. 4 | Page 2 of 9 | www.onsemi.com
PACDN006
PIN DESCRIPTIONS
PIN 1 2 3 4 5 6 7 8 NAME CH 1 CH 2 VN CH 3 CH 4 CH 5 VP CH 6 TYPE I/O I/O GND I/O I/O I/O Supply I/O DESCRIPTION ESD Channel ESD Channel Negative voltage supply rail or ground reference rail ESD Channel ESD Channel ESD Channel Positive voltage supply rail ESD Channel
Ordering Information
PART NUMBERING INFORMATION
Pins 8 8 Package MSOP SOIC Ordering Part Number1 PACDN006MR PACDN006SM Part Marking 006R PACDN 006SM
Note 1: Parts are shipped in Tape and Reel form unless otherwise specified.
Specifications
ABSOLUTE MAXIMUM RATINGS
PARAMETER Supply Voltage (VP - VN) Diode Forward DC Current (Note 1) Operating Temperature Range Storage Temperature Range DC Voltage at any channel input Package Power Rating RATING 6.0 20 -40 to +85 -65 to +150 (VN - 0.5) to (VP + 0.5) 200 UNITS V mA C C V mW
Note 1: Only one diode conducting at a time.
Rev. 4 | Page 3 of 9 | www.onsemi.com
PACDN006
STANDARD OPERATING CONDITIONS
PARAMETER Operating Temperature Range Operating Supply Voltage (VP - VN) RATING -40 to +85 0 to 5.5 UNITS C V
ELECTRICAL OPERATING CHARACTERISTICS(SEE NOTE 1)
SYMBOL IP VF VESD PARAMETER Supply Current Diode Forward Voltage ESD Protection Peak Discharge Voltage at any channel input, in system a) Human Body Model, MIL-STD-883, Method 3015 b) Contact Discharge per IEC 61000-42 c) Air Discharge per IEC 61000-4-2 Channel Clamp Voltage Positive Transients Negative Transients Channel Leakage Current Channel Input Capacitance @ 1 MHz, VP=5V, VN=0V, VIN=2.5V CONDITIONS (VP-VN)=5.5V IF = 20mA 0.65 MIN TYP MAX 10 0.95 UNITS A V
Note 2 Note 3 Note 4 Note 4 @15kV ESD HBM VP + 13.0 VN - 13.0 +0.1 3 +1.0 5 V V A pF +15 +8 +15 kV kV kV
VCL
ILEAK CIN
Note 1: All parameters specified at TA=25C unless otherwise noted. VP = 5V, VN = 0V unless noted. Note 2: From I/O pins to VP or VN only. VP bypassed to VN with a 0.22F ceramic capacitor (see Application Information for more details). Note 3: Human Body Model per MIL-STD-883, Method 3015, CDischarge = 100pF, RDischarge = 1.5K, VP = 5.0V, VN grounded. Note 4: Standard IEC 61000-4-2 with CDischarge = 150pF, RDischarge = 330, VP = 5.0V, VN grounded.
Rev. 4 | Page 4 of 9 | www.onsemi.com
PACDN006
Performance Information
Input Capacitance vs. Input Voltage
Rev. 4 | Page 5 of 9 | www.onsemi.com
PACDN006
Application Information
Design Considerations
In order to realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic series inductances on the Supply/Ground rails as well as the signal trace segment between the signal input (typically a connector) and the ESD protection device. Refer to Figure 1, which illustrates an example of a positive ESD pulse striking an input channel. The parasitic series inductance back to the power supply is represented by L1 and L2. The voltage VCL on the line being protected is:
VCL = Fwd voltage drop of D1 + VSUPPLY + L1 x d(IESD ) / dt+ L2 x d(IESD ) / dt
where IESD is the ESD current pulse, and VSUPPLY is the positive supply voltage. An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000-4-2 standard results in a current pulse that rises from zero to 30 Amps in 1ns. Here d(IESD)/dt can be approximated by IESD/t, or 30/(1x10-9). So just 10nH of series inductance (L1 and L2 combined) will lead to a 300V increment in VCL! Similarly for negative ESD pulses, parasitic series inductance from the VN pin to the ground rail will lead to drastically increased negative voltage on the line being protected. Another consideration is the output impedance of the power supply for fast transient currents. Most power supplies exhibit a much higher output impedance to fast transient current spikes. In the VCL equation above, the VSUPPLY term, in reality, is given by (VDC + IESD x ROUT), where VDC and ROUT are the nominal supply DC output voltage and effective output impedance of the power supply respectively. As an example, a ROUT of 1 ohm would result in a 10V increment in VCL for a peak IESD of 10A. If the inductances and resistance described above are close to zero, the rail-clamp ESD protection diodes will do a good job of protection. However, since this is not possible in practical situations, a bypass capacitor must be used to absorb the very high frequency ESD energy. So for any brand of rail-clamp ESD protection diodes, a bypass capacitor should be connected between the VP pin of the diodes and the ground plane (VN pin of the diodes) as shown in the Application Circuit diagram below. A value of 0.22F is adequate for IEC-61000-4-2 level 4 contact discharge protection (+8kV). Ceramic chip capacitors mounted with short printed circuit board traces are good choices for this application. Electrolytic capacitors should be avoided as they have poor high frequency characteristics. For extra protection, connect a zener diode in parallel with the bypass capacitor to mitigate the effects of the parasitic series inductance inherent in the capacitor. The breakdown voltage of the zener diode should be slightly higher than the maximum supply voltage. As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the VP pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.
Additional Information
See also California Micro Devices Application Notes AP209, "Design Considerations for ESD Protection" and AP219, "ESD Protection for USB 2.0 Systems"
Rev. 4 | Page 6 of 9 | www.onsemi.com
PACDN006
Figure 1. Application of Positive ESD Pulse between Input Channel and Ground
Rev. 4 | Page 7 of 9 | www.onsemi.com
PACDN006
Mechanical Details
The PACDN006 is supplied in a 8-pin MSOP package and the SOIC package. MSOP-8 Mechanical Specifications, 8 pin The 8-pin MSOP package dimensions are presented below.
PACKAGE DIMENSIONS
Package Pins Millimeters Dimensions Min A A1 B C D E e H L # per tape and reel 0.75 0.05 0.28 0.13 2.90 2.90 Max 0.95 0.15 0.38 0.23 3.10 3.10 Min 0.030 0.002 0.011 0.005 0.114 0.114 Max 0.037 0.006 0.015 0.009 0.122 0.122 MSOP 8 Inches
0.65 BSC 4.90 BSC 0.40 0.70
0.026 BSC 0.193 BSC 0.016 0.028
4000 pieces
Dimensions for MSOP-8 Package
Controlling dimension: millimeters
Rev. 4 | Page 8 of 9 | www.onsemi.com
PACDN006
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative
Rev. 4 | Page 9 of 9 | www.onsemi.com

▲Up To Search▲

Price & Availability of PACDN006SM

	To Download PACDN006SM Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .